Verilog Lecture 10 of 10 - 2009