Verilog Lecture 5 of 10 - 2009