Verilog Lecture 3 of 10 - 2009