Verilog Lecture 2 of 10 - 2009