Verilog Lecture 1 of 10 - 2009